Publicité
Les langues disponibles
Les langues disponibles
*PSC {0|1}
*PSC?
Power-On Status Clear. Enables (1) or disables (0) the clearing of certain enable registers at power on:
Questionable Data Register (STATus:QUEStionable:ENABle)
l
Standard Operation Register (STATus:OPERation:ENABle)
l
Status Byte Condition Register (*SRE)
l
Standard Event Enable Register (*ESE)
l
The
*PSC
command does not affect the clearing of the condition or event registers, just
the enable registers. For more information on the SCPI Status System, see
system
Introduction.
Parameter
{0|1}. Default: 1
Disable power-on clearing of affected registers:
*PSC 0
*RCL {0|1|2|3|4}
*SAV {0|1|2|3|4}
Stores the current instrument state to, or recalls the instrument state from, the state file STATE_<n>.sta
in the root folder of the internal flash file system, where <n> is the number specified.
Parameter
{0|1|2|3|4}
Store the instrument state to the state file STATE_1.sta in the root folder of the internal flash file system:
*SAV 1
*SAV <n> is equivalent to
l
*RCL <n> is equivalent to
l
The state file created by *SAV 0, called STATE_0.sta, resides in the root folder of the internal flash file
l
system. It is overwritten with the power-down state of the instrument when power is cycled.
The instrument state enable settings are stored in nonvolatile memory. They do not change when
l
power has been off, after a Factory Reset (*RST) or after an Instrument Preset (SYSTem:PRESet).
Keysight Truevolt Series Operating and Service Guide
Typical Return
0 or 1
MMEMory:STORe:STATe
MMEMory:LOAD:STATe
SCPI Programming Reference
Typical Return
(none)
"INT:\STATE_n.sta".
"INT:\STATE_n.sta".
Status Sub-
273
Publicité
