Publicité
Les langues disponibles
Les langues disponibles
5 SCPI Programming Reference
STATus:OPERation:ENABle <value>
STATus:OPERation:ENABle?
enable register
Sets the value of the
enabling specific bits from the Operation Event register to set the OPER (operation summary) bit of the
Status Byte register. STATus:PRESet clears all bits in the enable register.
Parameter
A decimal value corresponding to the binary-
weighted sum of the register's bits.
Enable bit 3 and 4 in the enable register: STAT:OPER:ENAB 24
For example, with bit 3 (value 8) and bit 5 (value 32) set and enabled, the query returns +40.
l
*CLS does not clear the enable register, but does clear the
l
STATus:OPERation:NTRansition <value>
STATus:OPERation:NTRansition?
STATus:OPERation:PTRansition <value>
STATus:OPERation:PTRansition?
Sets and queries the value of the
These registers serve as a polarity filter between the Operation Condition and Operation Event
registers.
When a bit in the NTR register is set to 1, then a 1-to-0 transition of the corresponding bit in the
Operation Condition register causes that bit in the Operation Event register to be set.
When a bit in the PTR register is set to 1, then a 0-to-1 transition of the corresponding bit in the
Operation Condition register causes that bit in the Operation Event register to be set.
STATus:PRESet sets all bits in the PTR registers and clears all bits in the NTR registers.
Parameter
A decimal value corresponding to the binary-
weighted sum of the register's bits.
Enable bit 3 and 4 in the NTR register: STAT:OPER:NTR 24
Enable bit 3 and 4 in the PTR register: STAT:OPER:PTR 24
If the same bits in both NTR and PTR registers are set to 1, then any transition of that bit at the
l
Operation Condition register sets the corresponding bit in the Operation Event register.
If the same bits in both NTR and PTR registers are set to 0, then no transition of that bit at the Oper-
l
ation Condition register can set the corresponding bit in the Operation Event register.
The value returned is the binary-weighted sum of all enabled bits in the register.
l
234
Operation Status
for the
Typical Return
<bit value>
NTR
(Negative-Transition) and
Typical Return
<bit value>
group. The enable register is a mask for
event
register.
PTR
(Positive-Transition) registers.
Keysight RP7900 Series Operating and Service Guide
Publicité
