All manuals and user guides at all-guides.com
JTAG TEST CAPABILITY
The link layer chip has JTAG test capabilty. It can be configured either as part of a 'one loop' or 'two loop' test system with some of
the other chips on the PCB, more details are given in the 'JTAG testing' section following.
48