Chipset - Asus P5VD2-MX Mode D'emploi

CPU L1 & L2 Cache [Enabled]
Options de configuration: [Disabled] [Enabled]
2.4.2

Chipset

Advanced
DRAM Clock/Drive Control
Frequency/Voltage control
Top Performance
Primary Display Adapter
VGA Share Memory Size
DRAM Clock/Drive Control
Advanced
Current DRAM Frequency
DRAM Frequency
DRAM Timing Selectable
x CAS Latency Time
x Bank Interleave
x Precharge to Active(Trp)
x Active to Precharge(Tras)
x Active to CMD(Trcd)
x REF to ACT/REF(Trfc)
x ACT(0) to ACT(1) (TRRD)
DRAM Frequency [Auto]
Options de configuration: [Auto] [400 MHz] [533 MHz]
DRAM Timing Selectable [By SPD]
Options de configuration: [Manual] [By SPD]
Les éléments suivants ne deviennent configurables que lorsque l'option
"DRAM Timing Selectable" est réglée sur [Manual].
CAS Latency Time [2.5]
Options de configuration: [2] [2.5] [3]
Bank Interleave [Disabled]
Options de configuration: [Disabled] [2 Bank] [4 Bank] [8 Bank]
Precharge to Active(Trp) [4T]
Options de configuration: [2T] [3T] [4T] [5T]
ASUS P5VD2-MX/P5V-VM DH
Phoenix-Award BIOS CMOS Setup Utility
Chipset
[Disabled]
[PCI-E]
[64M]
Phoenix-Award BIOS CMOS Setup Utility
DRAM Clock/Drive Control
200MHz
Auto
[By SPD]
2.5
Disabled
4T
07T
4T
20T/21T
3T
Select Menu
Item Specific Help
Select Menu
Item Specific Help
2-21